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Amorphous oxide-based thin film transistors (TFTs), for instance, 
amorphous indium gallium zinc oxide (IGZO) TFTs, are expected to meet 
emerging technological demands where conventional silicon-based TFTs 
confront with the limitation of the electrical performance such as field-
effect mobility, uniformity, and process temperature. However, the 
variation of characteristics and the stability in IGZO TFTs under light 
illumination still needs to be verified for further application. In this thesis, 
the characteristics and reliability of IGZO TFTs under light illumination 
were investigated. Furthermore, the effect of mechanical bending on 
flexible IGZO TFTs was analyzed for flexible displays. 
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First, the effects of light on initial characteristics of IGZO TFTs were 
studied. Under illuminated condition, significant hysteresis and off-
current (Ioff) were observed due to the creation of donor-like interface 
states near conduction band energy level arising from ionized oxygen 
vacancy (Vo2+). From hysteresis, the response time (~100) of Vo2+ at the 
interface was obtained, which is important parameter for analyzing 
hysteresis. On the contrary to conventional mechanism of photo-current, 
the change in Ioff increased with increasing light intensity. The increase of 
Ioff occurs because Vo2+ at the interface prevents carrier depletion with 
Fermi-level pinning.  
Second, the reliability of IGZO TFTs under the conditions combined with 
negative gate bias stress and light illumination were investigated. Under 
illumination, negative shift of threshold voltage (Vth) is accelerated by the 
photo-induced holes and Vo2+. In TFTs featuring passivation layer, a long 
characteristic time (~102 s) for Vo2+ generation in IGZO bulk was 
extracted. It was also found that the charge trapping probability of single 
carrier did not change. 
Finally, the reliability of flexible IGZO TFTs was analyzed when the 
bending radius was 10 mm, 4 mm, and 2 mm. The device characteristics 
were hardly changed under mechanical strain unless the gate bias stress 
was applied. However, Vth shift was increased by mechanical strain under 
the gate bias stress due to valence band energy level shift.  
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Chapter 1 Introduction  
1.1 Recent flat panel display 
Electronic displays are essential elements in communication, computing, 
and entertainment devices such as mobile phone, PDA, digital still camera 
(DSC), laptop computer, monitor, large area TV and so on. Flat panel 
displays (FPDs), which is light-weight and thin, have been main stream 
over the bulky cathode ray tube (CRT) in the display industry as shown in 
Figure 1.1 [1]. As active matrix liquid crystal displays (AMLCDs) 
employing the thin film transistors (TFTs) demonstrated large size and 
high image quality, AMLCDs have been widely used [2-4]. By 
incorporating TFTs as the switching elements at each pixel in a matrix 
display, the voltage signal for each pixel could be controlled 
independently so that AMLCDs could achieve a high image quality such as 
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high resolution and full-color display. Recently, active-matrix organic 
light-emitting diode (AMOLED) displays have attracted a considerable 
attention due to faster response-time (~several µsec) and more vivid 
color than AMLCD. Starting from the mobile devices, AMOLED displays 
are developed extensively for the large-sized display.  
The electrical performance and reliability of TFTs are key issues for active 
matrix display because the mobility, off-current and stability of TFTs 
influence directly the voltage signal addressing on each pixel. When the 
switching TFT in AMLCD is turned on, the liquid crystal capacitor of each 
pixel is charged by the data voltage. The mobility of switching TFTs 
should be increased at the same time when the displays increase in size, 
resolution and refresh rate. In AMOLED display, pixels require not only 
the switching devices but also the current driving device for OLED 
emission because the OLED luminance is emitted by a constant current 
source with a desired image data at each pixel. Thus, a small variation of 
the TFT characteristics such as mobility and threshold voltage (Vth) 
causes non-uniform luminance in the display panel, so that the uniformity 
of TFT characteristics is also important in AMOLED display. TFT 
characteristics vary with the device structure and the types of materials. 
Usually, silicon-based TFTs such as hydrogenated amorphous silicon (a-
Si:H) TFTs and low temperature polycrystalline silicon TFTs have been 
widely used for AMLCD and AMOLED display.  
a-Si:H TFTs are suitable for large area applications due to their 
productivity on a large area glass substrate by low temperature process 
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below 300°C [3-5]. However, the device performance is limited by low 
mobility of the channel materials (< 1 cm2/Vs) and instabilities under 
bias stress [6] and exposure of light [7]. In crystalline silicon, there are 
the band of bonding states (valence band) and the antibonding band 
(conduction band). There is the energy gap between the valance and 
conduction band edge. In amorphous phase, semiconductor has tails of 
the conduction and valance band states because of disorder of the bond 
lengths and angles in the silicon matrix causing significantly low mobility 
[8]. Under gate bias stress, the threshold voltage (Vth) is easily changed 
and sometimes subthreshold slope (SS) is increased at the same time. 
When only Vth is changed and transfer curve shape was not changed, the 
charge trapping at the SiNx gate insulator is responsible for Vth instability 
of a-Si:H TFT [9]. On the other hand, the defect creation is the main cause 
of the instability of a-Si:H TFT when Vth change is accompanied by SS 
increase [10-13]. The defect creation originates from the weak-bond 
breaking by hydrogen diffusion in a-Si:H.     
The limitation of a-Si:H TFT capability could be overcome by employing 
the polycrystalline silicon (poly-Si) film as an active layer [14-16]. As 
producing of low temperature poy-Si (LTPS) TFTs was succeeded, LTPS 
TFTs have attracted considerable attentions due to its high electron 
mobility (30~500 cm2/Vsec) and current driving capability [17]. Excimer 
laser annealing (ELA) has been extensively studied to produce poly-Si 
thin film on a large area glass substrate [18-23]. A rapid heating is 
induced to a-Si film by the pulsed laser in the ELA process. Because more 
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than 90% of the excimer laser energy is absorbed within a shallow depth 
(~20 nm) from the a-Si film surface during laser pulse duration (tens of 
nanoseconds) the low temperature (< 400°C) crystallization of a-Si film 
on a glass can be obtained without any thermal damage to the glass [22, 
23]. The electrical characteristics of LTPS TFT is superior to a-Si:H TFTs 
allowing a fast charging capability with the reduced device size for high-
resolution display. However, there is a non-uniformity issue of grain-
boundary induced by the fluctuation of ELA energy. The non-uniformity 
of grain-boundary causes the non-uniformity of device characteristics so 
that it is difficult to demonstrate the luminance uniformity in the 
AMOLED display panel [24, 25]. Therefore, to compensate the TFT 
characteristic variation, the compensate pixel circuits are required for the 
uniform luminance in the display panel [26-28]. 
Recently, amorphous oxide-base semiconductors, for instance, 
amorphous indium gallium zinc oxide (IGZO), have attracted much 
attention as a candidate for advanced TFTs [29-36]. Oxide-based TFT can 
be fabricated under low temperature less than 300 °C and the active layer 
can be fabricated at room temperature. Because IGZO is an amorphous 
phase in general, TFTs show uniform electrical properties with a large-
area substrate. At the same time, IGZO TFTs have high filed-effect mobility 
(> 10 cm2/Vs) even though it is amorphous. In IGZO semiconductor, 
electron conduction is insensitive to variation of chemical bond 
structure[37]. Thus, the carrier mobility is preserved in amorphous phase 
which is completely different from a-Si:H. In the aspect of TFT stability, 
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IGZO TFT exhibits rather good electrical characteristics and stability in 
the dark state [38]. However, when light is illuminated, Vth decreases 
considerably without SS degradation under negative gate bias stress even 
though the light has a smaller photon energy than the optical bandgap 
(Eopt) of IGZO (~3.1 eV) [39, 40]. The instability mechanism is still under 
investigation. Even though the high performance display prototype has 
been demonstrated already adopting oxide-based TFT, sufficient physical 
background oxide-base TFT is required for the next generation display 












1.2 Dissertation Organization  
The purpose of this thesis is to investigate the effect of light illumination 
on the reliability of IGZO TFTs. Furthermore, the effect of mechanical 
bending on IGZO TFTs is also investigated.  
Background of IGZO TFTs is given in Chapter 2. Reliability under various 
environments such as a combination of negative gate bias stress and 
illumination are reviewed.  
In Chapter 3, the photo-induced hysteresis and Ioff of IGZO TFT are 
investigated. When light is illuminated, significant hysteresis is observed. 
Sometimes, Ioff is increased under light illumination. The origin and the 
characteristics of hysteresis phenomenon and Ioff under various 
intensities of light were studied.  
Chapter 4 focused on the mechanism of instability of IGZO TFT under 
negative gate bias and illumination stress. Under negative gate bias and 
illumination stress, Vth of IGZO TFTs shifts toward negative direction. In 
this study, Vo2+ generation in the IGZO bulk and a relationship between 
photogenerated holes and trapping at the gate insulator are studied.  
The characteristics of IGZO TFT on plastic substrate were investigated in 
Chapter 5. IGZO TFTs are promising candidates for flexible display 
backplane due to high mobility, good uniformity, and low process 
temperature. The effects of mechanical bending and visible light 
illumination on reliability are investigated.  
Finally, the summary of the thesis will be described in Chapter 6. 
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Chapter 2 Review of IGZO TFTs  
Recently, amorphous IGZO TFTs have attracted considerable attentions 
for the various flat panel displays such as active-matrix liquid crystal 
displays and active-matrix organic light emitting diode displays due to the 
high filed-effect mobility and good uniformity. Because process 
temperature is less than 300 °C and the active layer can be fabricated at 
room temperature, IGZO TFTs is suitable for flexible display. 
In this chapter, recent issues of of IGZO TFTs, such as the electrical 






2.1 Oxide semiconductor for TFT application  
Polycrystalline oxide-based semiconductors such as In2O3, ZnO, and 
SnO2In2O3, ZnO, and SnO2In2O3, ZnO, and SnO2In2O3, ZnO, and SnO2In2O3, 
ZnO, and SnO2, were introduced for the transparent conductive oxides 
(TCOs). TFT employing ZnO was reported in 1968. However, oxide-based 
TFT couldn’t get much attention because silicon-based TFTs were widely 
used with their fast growth. As the display increases in resolution, size 
and refresh rate, mobility, stability, and uniformity becomes critical issues 
because of defects in a-Si:H TFTs or non-uniformity. From early 2000s, 
ZnO-based TFTs have been extensively studied due to the requirements 
for high-resolution, large size, and high frame rate operation. ZnO TFT 
exhibited high mobility near 20 cm2/V∙s with room temperature 
deposition [41]. However, relatively high gate voltage was required. 
Electrical conductivity (10-2 Ω-1 cm-1 to 103 Ω-1 cm-1) of oxide 
semiconductor higher than a-Si:H is attributed to the oxygen vacancies, 
cation interstitials, and substitutional/interstitial hydrogen, acting as 
shallow donors [42]. TCOs have a high carrier concentration (1018 cm-3 ‒ 
1021 cm-3) due to these donors. However, polycrystalline structure, 
causing non-uniformity problem, and the difficulty of fabrication were 
drawbacks of ZnO TFTs. 
In 2004, Nomura et al. reported a TFT adopting IGZO which is amorphous 
and deposited at room temperature[37] It demonstrated high-mobility (μ 
~ 8.3 cm2/V∙s) and low off-current. On the contrary to silicon-based TFTs, 
IGZO TFTs have high filed-effect mobility even though it is amorphous. 
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This is because of the electronic orbital structure of IGZO. As shown in 
Figure 2.1, a conducting path for free electrons is formed by direct 
overlap between neighboring metal s orbitals. The conduction band of 
IGZO is mainly formed by the overlap of In 5s orbitals. Due to the 
spherical symmetry of the 5s orbitals as shown in Figure 2.1, the 
semiconductor is insensitive to structural deformation, so that IGZO has a 
high mobility even in amorphous phase. Table 2.1 compares features of 
various TFTs. IGZO TFTs have been considered as a promising material 
for display products due to its high performance and good uniformity. 
Thus, in the past decade, display prototype adopting the oxide-based TFT 
has been demonstrated as shown in Figure 2.3 and Figure 2.4. 
Oxide-based semiconductor channel layers can be formed by widely used 
sputtering at a temperature of 300 oC or lower [43, 44]. One of the 
important parameters is the oxygen concentration because oxygen 
vacancies are the major source of free carriers. As oxygen partial pressure 
increases, transfer curve is positively shifted [45]. By optimizing oxygen 
content, very high mobility (46 cm2/V∙s) and high performance (SS = 0.54 
V/decade, Vth ≈ 0 V) can be obtained [46]. Because TFTs are exposed to 
visible light from the underlying backlight unit in a working AMLCD or 
AMOLED panel, the susceptibility of oxide TFTs with respect to 
illumination should be minimized. After device fabrication, annealing in 
oxygen ambient can affect the oxygen concentration within the active 
layer. Especially, wet O2 annealing is more effective in reducing the 





Figure 2.1 Schematic orbital structure of the conduction band minimum 
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2.2 Reliability of IGZO TFTs 
2.2.1 Reliability under negative gate bias and illumination 
stress 
Good device performance and stability of IGZO TFT is exhibited in the 
dark state. Under the illumination and environmental stress, however, the 
reliability issues are still remained [48-72]. Because TFTs in display panel 
are mostly turned off during their operation and exposed to light, the 
stability under the negative bias illumination stress is one of the crucial 
issues. Under negative gate bias stress with light illumination, Vth 
decreases considerably. Figure 2.5 (a) shows transfer curves under 
negative bias stress when the device is illuminated by green light. 
Significant Vth shift without SS change was observed while Vth was barely 
changed in the dark. These negative shift of Vth is explained by the charge 
trapping of the photo-induced holes [39, 48, 49] and the creation and 
diffusion of the ionized oxygen vacancies (Vo2+) [38, 40]. Vo2+ is created 
when the oxygen vacancies (Vo) capture photo-induced holes or lose two 
electrons by photon energy that is less than Eopt of IGZO. Figure 2.6 and 
Figure 2.5 (b) show the schematic of photo-induced hole trapping and 
Vo2+ creation, respectively.  
The transfer characteristic shows hysteresis and increase of off-current 
(Ioff) under light illuminated condition without prolonged gate bias stress 
[73-77]. It has been reported that hysteresis phenomenon is caused by 
photo-generated Vo2+ at the interface between the gate insulator and the 
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active layer [73, 74]. The transfer curve was recovered immediately at the 
reverse sweep because Vo2+ can capture two electrons and be neutralized. 
The Ioff increases when the photogenerated carriers are collected by the 
source/drain electrodes [75, 76] or the photo-generated carriers increase 
the doping level [77]. In the latter case, Vth is decreased at the same time 
without a change in SS. 
Without a passivation layer, the ambient effect on the device degradation 
should be considered. Figure 2.7 shows the schematic of energy band 
diagram explaining the photo-desorption of oxygen molecules into the 
ambient atmosphere [78]. 
2.2.2 Reliability under various environments 
Oxide TFTs are sensitive to ambient atmosphere such as oxygen, 
hydrogen, or water molecules [79-86]. When oxide semiconductor was 
exposed to water, leakage current and SS was increased and Vth was 
decreased as shown in Figure 2.8 [85]. Figure 2.9 shows the schematic 
showing the electric field-induced adsorption of oxygen or desorption of 
water molecules depending on the gate bias stress [86]. The interaction 
between the backchannel of active layer and ambient atmosphere plays a 









Figure 2.5 Evolution of transfer curves as a function of the applied -20 V 
negative gate bias stress time (a) in the dark and under green light 
exposure and (b) schematic of energy band diagram showing the sub-










Figure 2.7 Schematic energy band diagram showing the photo-desorption 
of oxygen molecules into the ambient atmosphere for the un-passivated 








Figure 2.8 Comparison of the transfer curves before and after the water 
exposure for the device with (a) 35 nm-thick and (b) 150 nm-thick 





Figure 2.9 Schematic showing the electric field-induced adsorption of 
oxygen molecules from the ambient atmosphere under the application of 
positive bias stress (left). Schematic showing the electric field-induced 
desorption of water molecules into the ambient atmosphere under 




2.3 Passivation layer in IGZO TFTs 
Because oxide semiconductor is very sensitive to the ambient atmosphere, 
the passivation layer should be employed [64, 86-92]. Figure 2.10 shows 
the Vth stability of IGZO TFTs depending on the passivation layer. The 
device stability is improved by featuring passivation layer. The 
passivation layer is required in oxide TFTs not only for preventing the 
ambient effects but also for eliminating deep defects of back surface of 
oxide semiconductor [93]. Deep defects with high density are located in a 
depth of about 2 nm in the back surface of IGZO, which is one of the 
reasons in Vth shift under gate bias stress and illumination by light having 
photon energy less than Eopt of IGZO. However, it was found that the 
passivation layer eliminates the deep defect in the IGZO back surface so 
that the stability under light illumination is improved.  
Without a passivation layer in IGZO TFTs, the effect of the photodesortion 
of oxygen molecules and subgap state at IGZO back surface cannot be 
excluded. To understand the effect of light on IGZO, the passivation layer 
is required to prevent the effect of ambient atmosphere and reduce the 













Chapter 3 Effect of light on initial 
characteristics of IGZO TFTs  
In IGZO TFT, hysteresis and increase off-current (Ioff) are observed under 
light illumination without prolonged negative bias stress. Although there 
are many reports about the effect of light on IGZO TFTs, it cannot be 
clearly defined unless the effect of ambient atmosphere is excluded. 
Because IGZO is affected by both light illumination and ambient 
atmosphere, the passivation layer is required to understand the effect of 
light on IGZO. In this chapter, the effect of 400 nm light intensity on IGZO 
TFTs employing SiOx passivation is investigated.  
The hysteresis phenomenon was explained by Vo2+ created through 
photoexcitation at the interface between the gate insulator and the active 
layer. In this study, it was found that not only the creation of Vo2+ but also 
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the response time of Vo2+ should be considered when analyzing the 
hysteresis. From a numerical calculation, it was found that Vo2+ has rather 
long (~100 s) response time according to VGS change.    
In IGZO TFTs, Ioff was also caused by Vo2+ at the interface. Ioff of the result 
was much smaller than the estimated photocurrent. Ioff showed a rapid 
non-linear increase with light intensity, while the photocurrent of a 
conventional crystalline semiconductor is expected to show a linear 
relationship. Ioff of experimental results was not the photocurrent caused 











3.1.1 Fabrication of IGZO TFT 
IGZO TFTs with inverted-staggered etch stopper structures were 
fabricated. Molybdenum was deposited by DC sputtering on a glass 
substrate as the gate metal. 200 nm thick SiO2 gate insulator layer was 
deposited by plasma enhanced chemical vapor deposition (PECVD) and 
the 40 nm thick active layer was deposited by sputtering. After the active 
island was patterned, the 50 nm thick SiO2 etch-stopper layer was 
deposited by PECVD and patterned by dry etching. Then, the 250 nm 
thick source and drain electrodes (Mo) were deposited by sputtering. The 
channel length is defined with length of the etch stopper layer. The cross 
section of fabricated IGZO TFT is shown in Figure 3.1. The channel width 
and length of the device were 50 μm and 15 μm, respectively, and the 
active layer thickness was 400 Å. The thickness of each layer is shown in 
Table 3.1. 
3.1.2 Experimental conditions 
Monochromatic light was used with a band-pass filter from a Xenon lamp 
light source. Various wavelengths, such as 400, 450, 550, and 650 nm 
were illuminated from the top of the device. An Agilent B1500A 
semiconductor parameter analyzer was used for measuring the devices. 
The transfer curves were measured at VDS = 10 V using double sweep 
which starts from the forward sweep (from VGS = -20 V to 20 V) to the 
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Gate Mo 250 nm 
Gate Insulator SiO2 200 nm 
Active IGZO 40 nm 
Source/Drain Mo 250 nm 
Passivation SiO2 100 nm + SiNx 100 nm 
Pad IZO 90 nm 
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3.2 Electrical Characteristics of IGZO TFT under light 
illumination 
Figure 3.2 shows IGZO TFT transfer curve and output curve in the dark 
state. The saturation mobility was 10.1 cm2/V·s which is much higher 
than a-Si:H TFT (<1 cm2/V·s) even in amorphous phase. On-off ratio was 
larger than 1×108 and SS was 223 mV/dec. Off-current is quite small in 
IGZO TFTs because IGZO has a wide band gap (≈3.1 eV) and deep bulk 
state near EV [47]. Due to deep bulk state, Fermi-level (EF) cannot close to 
EV. The energy barrier between the source electrode and EV of IGZO is 
kept large even under the large negative VGS. In the dark state, the device 
represents good performance such as high mobility, good SS and low Ioff. 
However, significant hysteresis and an increase of Ioff were observed 
under light illumination as shown in Figure 3.3. The transfer curve 
change was observed when 400 nm wavelength light (>3.1 eV) was 
illuminated, while the electrical characteristics were not altered under 
450, 550, and 650 nm wavelength light (1.91 eV ~ 2.76 eV). In IGZO TFTs, 
the devices responded to light even though light has smaller energy than 
Eopt, due to the photodesortion of oxygen molecules [78] and subgap state 
[93] at IGZO back surface. In this case, however, the transfer curve 
changed only when light had larger photon energy than Eopt. From these 
results, it was inferred that the passivation layer successfully suppresses 
the photodesorption of oxygen and subgap states.  
Figure 3.3 shows the transfer characteristic of IGZO TFTs under various 
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light intensities. The output characteristics under light illumination are 
also shown in Figure 3.4 (a). Under light illumination two distinct 
phenomena were observed: hysteresis and an increase in Ioff. For the 
hysteresis, Vth decreased and SS increased during the forward sweep, 
while Vth and SS hardly changed in the reverse sweep. The degree of 
hysteresis increased at higher light intensities and Ioff also increased. As 
shown in Figure 3.4 (b), Ioff increased linearly with VDS with a negative 
gate bias. When the light was turned off, the device recovered 
immediately and the transfer curves recovered their initial characteristics 
before the illumination. In the following chapter, the hysteresis 







Figure 3.2 (a) Transfer characteristics of IGZO TFT in the dark when VDS = 
10 V. (b) Output characteristics of IGZO TFT when VGS = 2, 4, and 6 V in the 
dark. 
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Figure 3.3 Transfer characteristics in the dark and under the 400 nm 
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Figure 3.4 Output characteristics when (b) VGS = 2, 4, and 6 V, in the dark 
and under light illumination and (c)-10 V under light illumination. 
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3.2.1 Photo-induced Hysteresis Phenomenon of IGZO TFT 
Under illumination, Vth decreased and SS increased during the forward 
sweep; however, these values returned to normal during the reverse 
sweep. During the forward sweep, the devices turned on at more negative 
gate bias and featured an extended subthreshold region. Figure 3.5 shows 
the Capacitance-Voltage (C-V) characteristics of forward and reverse 
sweeps conducted to investigate the interface of the devices. The C-V 
curves also shifted to negative voltages, extended during the forward 
sweep and remained unchanged from the dark measurement during the 
reverse sweep. When acceptor-like states are created, the states are 
negatively charged or neutral according to the trapping and de-trapping 
of the electrons. The transfer and C-V curves should stretch out toward 
positive direction compared to the ideal one (a in Figure 3.6). On the 
other hand, the donor-like states are positively charged or neutral. In this 
case, the transfer and C-V curves should stretch out toward negative 
direction (b in Figure 3.6). In the experimental results, both the transfer 
and C-V curves stretched out toward negative direction under the light 
illumination. Those indicate that donor-like states were created at the 
interface under light illumination. The presence and distribution of these 
donor-like states (DGD(E)) alter the charge at the interface depending on 
the location of the Fermi level (EF), which in turn affects the transfer 




   (3.1) 
 
    (3.2) 
 
Where QIGZO, Cox, φs, Qit, and EC are the charge in IGZO, gate insulator 
capacitance, surface potential, interface charge, and conduction band 
energy level, respectively. For simplicity, the states above EF were 
considered to be empty and those below EF were filled by electrons. 
Figure 3.7 illustrates the energy band diagrams of the device under 
different gate bias conditions. When a negative gate bias was applied, EF is 
shifted such that the separation between EC is large and the interface is 
positively charged. Thus, the turn on voltage shifts negatively under light 
illumination. When the gate bias increases, the separation between EF and 
EC becomes smaller, and the donor-like interface states are filled by the 
electrons so that the interface states become neutral. This process is 
observed as a SS change. 
Donor-like states may arise from Vo2+ in IGZO TFTs [40], produced by Vo 
hole capture [38, 73, 74]. In this case, the transfer characteristics were 
changed when illuminated by light having photon energy greater than Eopt 
of IGZO. This suggested that the hysteresis and the increase of Ioff were 
caused by photoexcied electron-hole pairs. The resulting Vo2+ created by 
photo-induced holes caused hysteresis under light illumination. 
















electron concentration (1016‒1017 cm-3) [94]. Depending on the gate bias, 
the carrier concentration of IGZO is changed; however, when no longer 
illuminated and no bias exists on the gate and source/drain electrodes, 
the IGZO active layer will revert to a high electron concentration 
(1016‒1017 cm-3). Then, Vo2+ recovers to Vo with electron capture. This 
effect explains the temporary nature of the photo-induced hysteresis and 
off-currents. 
During the forward sweep, we observed the effects of the donor-like 
interface states; however, in the reverse sweep no changes were seen in 
the subthreshold region even under illumination. This effect may be 
related to the response time (τ) of the donor-like interface states. When 
the donor-like interface states cannot respond immediately, τ > 0, these 
empty interface states (DGD+) remain below EF during the forward sweep 
as shown in Figure 3.8 (a). When EF moves toward the valence band (EV) 
during the reverse sweep, electrons will continue to occupy the interface 




Figure 3.5 C-V curve in the dark and under 400 nm wave length light 
illumination. 
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Figure 3.7 Energy band diagram of IGZO TFTs when VGS <0 or VGS >0 

































Figure 3.8 Characteristics of the donor-like interface state (DGD): (a) when 
the DGD responds immediately to a change in the Fermi-level (EF) (b) 








































3.2.2 Effect of Response time of Donor-like Interface States on 
IGZO TFT 
The effect of the response time of the donor-like interface state was 
investigated with a numerical analysis based on the following theory: 
From VGS equation (3.1), transfer curve shifts negatively as much as 
positive charge at the interface when light is illuminated. 
 
                                (3.3) 
 
Qit is changed according to the EF location at the interface. As shown in 
Figure 3.8 (a) and expressed in (3.2), all DGD(E) above EF contributes to Qit 
when the response time of the donor-like state was not considered. 
However, DGD(E) below EF also affect Qit at the forward sweep and partial 
DGD(E) above EF contributes to Qit when the donor-like state cannot 
respond immediately to EF change as shown in Figure 3.8 (b). Therefore, 
Qit is expressed as below.  
 
     (3.4) 
 
where DGD+(E) is empty donor-like state. When donor-like interface states 
cannot respond immediately to a change in EF, the DGD+(E) will be 











sweep as  
 
                       (3.5) 
 
and the states will empty again during the reverse sweep with a response 
time τr given by 
 
       (3.6) 
 
It was assumed that donor-like states near EC were created at the 
interface with a Gaussian distribution, 
 
    (3.7) 
 
where NGD is the peak value of the Gaussian donor-like state, EGD is the 
location below EV, and WGD is the variation. During sweep measurements, 
the scan rate of VGS was constant and double sweep took around 72 s. It 
was assumed that the donor-like interface states were initially filled by 
electrons, as the electrodes were not under any applied bias. Under these 
conditions, the EF was high and close to EC so that the interface states 


























In this study, the effect of additionally created interface state was 
investigated based on the experimental transfer curve in the dark state. 
Therefore, the density of state in IGZO bulk and any other physical 
parameters in IGZO TFT was not considered. EC-EF vs. VGS was determined 
from an Arrhenius plot (ln(IDS) vs. 1/T) [95] as shown in Figure 3.9. It 
allowed ΔVGS = Qit/Cox at each VGS in the dark to be determined by (3.3), 
(3.4), and (3.7). The detailed analysis flow is summarized in Figure 3.10. 
The hysteresis phenomenon between the forward and reverse sweep was 
not observed if the response time was not considered, as shown in Figure 
3.11 (a). However, Figure 3.11 (b) shows that hysteresis between the 
forward sweep and reverse sweep occurred when τf = 3 s and τr =1 s. This 
supports our suggestion that both the creation of the states and the 
response time based on VGS change are the important factors in the 
hysteresis.  
In this study, the response time was rather long (~100 s) compared with 
the carrier life time (~10-6 s). In the previous report, the long response 
time (~10-3 s) was observed because of the reaction with oxygen when 
the IGZO film was exposed to ambient atmosphere under light 
illumination [96]. However, TFT had the passivation layer so that the 
ambient effect could be excluded in this case. The response time, ~100 s, 
is Vo2+ generation time at the interface caused by the photo-induced hole 




Figure 3.9 Activation energy vs. gate-source bias extracted by Arrhenius 
plot.  



















































































Figure 3.11 Result of the numerical analysis: the effect of the donor-like 
interface state on the transfer curve (a) when the states respond 
immediately with VGS change (τf = τr =0) and (b) when the states cannot 
respond immediately with VGS change (τf = 3 s and τr =1 s).  
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3.2.3 Photo-induced Off-Current of IGZO TFT 
Considering the hysteresis and Ioff phenomena in Figure 3.3, Ioff increased 
linearly with VDS as shown in Figure 3.4 (b), which suggested that it is 
attributed to drift current. Furthermore, Ioff increased with light intensity 
as shown in Figure 3.12, where Ioff was measured with VGS=-10 V and 
VDS=10 V during the reverse sweep. It is well known that Ioff increases 
under light illumination because of photo-generated charge carriers that 
are collected by the source/drain electrodes [75, 76]. In IGZO, the 
photoexcitation increases both the doping level of IGZO and Ioff. The 
increase of Ioff is explained by the photo-generated carriers, Ioff, which can 
be expressed as a drift current,   
 
      (3.8) 
 
where A is a cross-sectional area of current flow, τn is the life time of 
charge carrier, and G is the carrier generation rate from the incident light. 
In the crystalline semiconductor, the photo-current increases linearly 
with light intensity as shown in Figure 3.13. As the intensity of light is 
increased, the photo-induced carrier density also increases, while others 
factors μn and τn remain constant. With a carrier lifetime of ~10-6 s [97] 
and absorption coefficient at 400 nm of ~1×104 cm-1 [96], the photo-
induced carrier density was estimated to be 1012 to 1013 cm-3. The Ioff was 
estimated at ~10-9 A at 0.84 mW/cm2, which is much higher than the 
,/ LGVAqI DSnnoff τµ=
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experimental result, ~10-11 A. When both photo-induced holes and 
electrons are collected by the source/drain electrodes, Ioff is increased. 
However, IGZO has a wide band gap (≈3.1 eV) and a deep bulk state near 
EV [47] and the energy barrier between the source electrode and EV of 
IGZO is large for the photo-induced holes even under at high negative gate 
bias as shown in Figure 3.14. Therefore, Ioff is not significantly increased 
by the photo-induced carriers in IGZO TFTs. In a conventional amorphous 
semiconductor, the photocurrent cannot increase linearly with light 
intensity because of the formation of localized states [98]. The localized 
states behave as recombination centers for the photogenerated carriers, 
decreasing their lifetime. As light intensity is increased, the carrier 
generation rate increases linearly; however, the lifetime decreases at the 
same time. The change in Ioff should therefore be expected to decrease 
with increasing light intensity as shown in Figure 3.13. However, 
experimental results showed that the change in Ioff increased with 
increasing light intensity. This result also supports our suggestion that 
the measured Ioff from our experimental results was not caused by 
photogenerated carriers. We can also exclude a change in doping level 
because the photo-induced carrier density was much lower than the IGZO 
doping level (≫ 1017 cm-3) and Vth was barely changed during the reverse 
sweep. 
An increase of Ioff is also observed when the electrons in the IGZO are not 
completely depleted in the off-region. When a large number of states exist 
at the interface or bulk, the energy band of IGZO is unchanged because EF 
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hardly shifts towards EV even under high negative VGS. Under illumination, 
Vo2+ was created and caused the hysteresis in IGZO TFTs. Depletion of 
electrons in the IGZO is also prevented by the large amount of interface 
states Vo2+ even at high negative VGS. Vo2+ causes not only the hysteresis, 
but also the increase of Ioff under light illumination. To explore the effect 
of Vo2+ on the increase of Ioff, simulations were performed using ATLAS 
(SILVACO). Parameters for the IGZO transistor models were based on 
previous reports [77]. An electron affinity of 4.3 eV, doping concentration 
of 5×1016 cm-3, and band gap of 3.1 eV were used. The acceptor-like tail 
states at EC were 3.5×1016 cm-3, the decay energy for the tail distribution 
was 0.15 eV, and the peak value and variation of acceptor-like Gaussian 
states were 1.6×1016 cm-3/eV and 0.21 eV, respectively. The peak for 
acceptor-like Gaussian state was located 1.34 eV below EC. In the donor-
like Gaussian states, the peak value and variation were 1×1021 cm-3/eV 
and 0.3 eV, respectively. The energy location of the peak for donor-like 
Gaussian states was 0.7 eV above EV. To express the effect of Vo2+, donor-
like Gaussian states were added at the interface between the active layer 
and the insulator layer. The total density of donor-like Gaussian interface 
states was ~1013 cm-2 and the Gaussian distribution peak was located at 
2.42 eV above EV of IGZO. The donor-like interface state density was 
assumed to increase linearly with the incident photon flux. Ioff values 
were calculated at VGS=-10 V with various densities of interface states. 
The results of these simulations are shown in Figure 3.12 and Ioff values 
followed the same trend as the experimental results. Ioff increased under 
illumination because of EF pinning caused by Vo2+ at the interface. For the 
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SiO2, the Gaussian distribution peak was located near the middle of the 
SiO2 energy gap (~9 eV). There are various types of Vo states in SiO2 [99] , 
and Vo near the EV of SiO2 may be related to the Vth shift under 
illumination by UV light and negative gate bias stress [38]. However, the 
changes under illumination by UV light without prolonged gate bias were 




Figure 3.12 Experimental results (symbol) and ATLAS simulation results 
(line) of off-current under illumination according to the intensity of light. 
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Figure 3.13 Comparison of the off-current (Ioff) characteristics between 






Because of the decrease of τn,
the slop is decreased with the 















In this chapter, the photo-induced hysteresis and Ioff of IGZO TFT under 
various light intensities were investigated. Vo2+ was created at the 
interface through capture of photo-induced holes by Vo. Under a negative 
gate bias, Vo was recovered from Vo2+ by electron capture. The decrease 
in Vth and increases in SS were explained by Vo2+ formation at the 
interface. However, the significant hysteresis could not be explained 
without considering the response time of Vo2+. Because the creation and 
recovery of Vo2+ cannot occur immediately during VGS potential sweep, 
hysteresis was observed under UV light. From the study, the response 
time, ~100 s, was obtained which related to Vo2+ generation at the 
interface. 
When Ioff is considered as the drift current of the photo-generated 
carriers, the Ioff of the experimental results was much lower than the 
calculated values. Furthermore, Ioff showed a rapid non-linear increase 
with light intensity, whereas the photo-current should be expected to 
increase linearly with light intensity in crystalline semiconductors. In this 
case, the increase in Ioff was attributed to formation of Vo2+ at the 
interface.  
Interface is characterized by both SiO2 and IGZO characteristics. When Vo 
in IGZO film is reduced, the transfer curve change under light illumination 
decreases [46]. Figure 3.15 shows that Ioff increase can be suppressed 
depending on the process conditions. The midgap Vo of SiO2 and the 











Figure 3.15 Transfer characteristics under UV light illumination 
depending on the fabrication process.  
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Chapter 4 Effect of UV light on reliability of 
IGZO TFTs  
Two mechanisms have been proposed for the negative shift of Vth under a 
combination of negative gate bias stress and light illumination: charge 
trapping of the photo-induced holes and the creation and diffusion of 
ionized oxygen vacancies (Vo2+). In this chapter, Vo2+ generation in the 
IGZO bulk and the relationship between photo-generated carriers and Vth 
shift are investigated.  
In Chapter 3, hysteresis and increase of Ioff were observed because Vo2+ 
was created at the interface under light illumination without prolonged 
gate bias. When light was turned off, the device recovers to the initial 
condition because Vo2+ was neutralized by electron capture. However, 
Vo2+ was also responsible to the negative shift of Vth under the negative 
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gate bias illumination stress, which cannot recover immediately. Since the 
transfer curve shape was hardly changed after the stress, the created Vo2+ 
at the interface was not affected by the prolonged negative gate bias. 
From the partial recovery characteristic of Vth shift, the relaxation time of 
Vo2+ generation in the IGZO bulk was extracted. 
Quantitative analyses of the generation of holes by illumination and 
trapping process at the gate insulator are also presented. IGZO TFTs 
employing SiNx gate insulator layer was used to investigate the 
relationship between hole concentration and the extent of Vth shift. When 
SiO2 is employed as the gate insulator layer, Vo2+ in IGZO and gate 
insulator layer is important in TFT degradation. However, Vo does not 
exist in SiNx gate insulator layer. Thus, the effect of carriers on the 
reliability of IGZO TFT has been investigated with SiNx gate insulator layer. 
Light illumination caused a considerable Vth shift toward negative 
direction. However, the trapping probability of a single hole was not 
altered, which means that the accelerated Vth shift was because of the 






4.1 Reliability of IGZO TFTs depending on gate 
insulator layer 
In IGZO TFTs, SiNx or SiO2 is usually adopted as gate insulator layer due to 
their large area scalability [100-103]. The stability of SiO2 gate insulator 
is superior to that of SiNx. Under gate bias or gate bias and illumination 
stress, the degree of Vth shift is much large with SiNx gate insulator than 
SiOx. This is because the trap density of SiNx is much higher than that of 
SiO2 [104-106]. Energy band structure of the gate insulator and IGZO is 
also key factor on the negative gate bias reliability. EV difference between 
SiNx gate insulator and IGZO is smaller than SiO2 [63] so that Vth shifted 
more negatively with SiNx gate insulator than SiO2. In positive gate bias 
stress, it has been reported that the charge trapping mechanisms for SiNx 
and SiO2 gate insulator IGZO TFTs are different [107].  
Depending on the charge trapping models, Vth shift follows the stretched-
exponential equation [108] or logarithmic function [9] according to the 
stress time. When the trapped charge is redistributed in a deeper state of 
gate insulator layer, Vth shift can be described as 
 
          (4.1) 
 
where A is the Vth shift at infinite time. τ = τ0 exp(Ea /kT) represents the 






energy is given by Ea=Eτ ·β (in which β is the stretched-exponential 
exponent. Eτ is the average effective energy barrier that the electrons in 
the IGZO TFT channel need to overcome before they can enter the 
insulator). τ0 is the thermal prefactor for emission over the barrier. When 
Vth shift follows the stretched exponential model, a function of log(ΔVth) 
increases linearly with log(t).  
When the charge trapping at gate insulator is caused by direct tunneling 
of carriers and no further redistribution occur, Vth shift can be expressed 
as 
    
            (4.2) 
 
where r0 is proportional to the gate insulator trap density and de Broglie 
wavelength and 1/t0 is the tunneling rate. In this case, ΔVth and log(t) has 
a linear relationship. In SiO2 gate insulator layer, Vth shift followed the 
stretched-exponential equation and logarithmic function in SiNx under 
positive gate bias stress [107].  
Under negative gate bias and illumination stress, it was found that Vth 
shift followed the same trend as the positive gate bias stress as shown in 
Figure 4.1. Figure 4.1 (a) is log(ΔVth) vs. log(t) plot of SiO2 gate insulator 







suggested that the charge trapping at SiNx gate insulator layer may arise 










































4.2 IGZO TFT with SiO2 gate insulator layer 
4.2.1 Experiment 
In this chapter, the inverted-staggered etch stopper structure IGZO TFTs 
with SiO2 passivation layer was used. The detail of the fabrication process 
is mentioned in Chapter 3.1.1. The active layer thickness was 400 Å. 400 
nm wavelength light was used and intensity was 0.2 mW/cm2. An Agilent 
B1500A semiconductor parameter analyzer was used for measuring the 
devices. The stability characteristics of TFT were measured under 
negative gate bias stress of VGS = -30 V and VDS = 0 V for 1 hour under light 
illumination. The transfer curves were measured to monitor the 
degradation during the stress. Those were measured at VDS = 10 V using 
double sweep which starts from the forward sweep (from VGS = -20 V to 
20 V) to the reverse sweep (from VGS = 20 V to -20 V) and scanned at 0.2 V 










4.2.2 Reliability under negative gate bias stress combined with 
light illumination 
Figure 4.2 shows the transfer curve before and after 1 h negative gate bias 
illumination stress. The transfer curve was shifted negatively due to the 
positive charge trapping at the gate insulator layer. At the same time, the 
degree of hysteresis increased. When time evolution Vth was extracted at 
both forward and reverse sweeps, Vth difference between forward sweep 
and reverse sweep was increased as shown in Figure 4.3. Hysteresis is 
caused by donor-like interface states arising from Vo2+ as presented in 
Chapter 3.2. Transfer curve at the forward sweep is stretched out due to 
Vo2+. Therefore, the shape of transfer curve is affected by the density and 
distribution profile of Vo2+. However, the subthreshold region at both the 
forward and reverse sweep was hardly changed after the stress time as 
shown in Figure 4.4 and Figure 4.5. To compare the shape of subthreshold 
region, the transfer curve is normalized with the shifted Vth by the stress. 
It was found that the characteristics of Vo2+ at the interface was identical 
to that before the stress.  
It was assumed that the hysteresis increased because negatively shifted 
Vth recovered due to the positive gate bias. To find out if the increase of 
hysteresis was recovery characteristics, the transfer curve was measured 
consecutively after the continuous 1 h negative gate bias illumination 
stress as shown in Figure 4.6. It was found that the increased hysteresis 
recovered immediately after 1st sweep measurement. When the positive 
gate bias was applied during the forward sweep, some instability factor 
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partially recovered so that the extent of Vth shift at the reverse sweep is 
smaller than that at the forward sweep. Figure 4.7 shows the effect of 
positive gate bias on the recovery characteristics. More positive gate bias 






Figure 4.2 Transfer curves of double sweep measurement before and 
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  VGS= -30 V, VDS= 0 V
  Wave length = 400 nm




Figure 4.3 Time evolution of Vth shift of transfer curve at the forward and 
reverse sweep.  
 





















Figure 4.4 Transfer curves at the forward sweep before and after 1 hour 
negative gate bias (-30 V) and illumination stress, which is normalized by 
Vth shift.  
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Figure 4.5 Transfer curves at the reverse sweep before and after 1 hour 
negative gate bias (-30 V) and illumination stress, which is normalized by 
Vth shift.  














 After 3600 s 
 (normalized with
               Vth at 0 s)
W/L = 50/15
T = RT 
VDS = 10 V













VGS= -30 V, VDS= 0 V
  Wave length = 400 nm





Figure 4.6 Consecutively measured transfer curves after 1 h negative gate 
bias (-30 V) and illumination stress. 



















T = RT 
VDS = 10 V
Double sweep @ t = 3600 s













  VGS= -30 V, VDS= 0 V
  Wave length = 400 nm




Figure 4.7 Transfer curves of double sweep measurement with various 
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4.2.3 Characteristics of fast recovery and time parameter  
Negative Vth shift in IGZO TFTs are caused by photo-induced hole trapping 
[39] and Vo2+ accumulation at the gate insulator layer [38, 40]. When light 
is illuminated, Vo2+ is created and accumulates at the gate insulator layer 
due to the negative gate bias. Because of the positive charge at the gate 
insulator layer, transfer curve shifted negatively under negative gate bias 
illumination stress. Therefore, the recovery could occurr at the gate 
insulator layer or IGZO bulk as shown in Figure 4.8. The trapped charge at 
the gate insulator recovers due to the de-trapping of positive charge or 
recombination with electrons. Otherwise, created positive charge in IGZO  
bulk recovers with the recombination with electrons.  
To investigate the recovery characteristic specifically, the stresses for 50 s, 
100 s, 500 s, 1000 s, and 3600 s were performed individually. Because 
measuring the transfer curve enhances the fast recovery of Vth shift, the 
transfer curve measurements between the continuous stresses could 
disturb the instability process. Therefore, five different IGZO TFTs were 
used for 50 s, 100 s, 500 s, 1000 s, and 3600 s stress, respectively. The 
results are shown in Figure 4.9. The extent of recovery increased at the 
early stage of the stress and it was saturated from 500 s.   
When the recovery occurred at the gate insulator layer, the recovering 
charge originated from the charge trapping of photo-induced holes or the 
accumulation of Vo2+, which was diffused from IGZO bulk. The de-
trapping of positive charge or recombination with electrons is possible 
mechanism of the fast recovery as shown in Figure 4.8 (a). In this case, 
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the positive charge will recover easily when it is close to the interface. 
When the stress is just started, the positive charges are trapped at gate 
insulator near the interface. However, the trapped charge is redistributed 
in the gate insulator layer as the stress is progressed [108]. Therefore, as 
the stress time is increased, the trapped charge will be located at deep 
sites in the gate insulator layer. It means that the large portion of Vth shift 
will recover at the early stage of the stress. Then, the recovery portion 
will decrease due to the charge redistribution as the stress is progressed. 
However, the recovery portion was increased at early stage of the stress 
(35 % at 50 s and 52 % at 100 s). The trapped charge at gate insulator 
was not main reason for the recovery characteristics. 
Another possible source of the recovery is the created positive charge in 
IGZO bulk. When the recovery occurred in the IGZO bulk, the recovering 
charge could be Vo2+. Vo2+ is generated by light illumination in IGZO bulk 
and it is accumulated at the gate insulator layer. The recovery might occur 
when Vo2+ combines with electrons as shown in Figure 4.8 (b). The 
amount of Vo2+ increases with time progressing and it is saturated when 
it reaches the steady state. This matches the recovery characteristic in 
Figure 4.9. Therefore, it is plausible that Vo2+ in IGZO bulk was 
responsible to the recovery. The generation process (G) can be expressed 
as time progress (t) as below. 
  
             (4.3) ),/exp( τtAG −=
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where A is a saturation value and τ relaxation time in generation of Vo2+. 
By fitting the recovery characteristics in Figure 4.9, the relaxation time of 
133.0 s was extracted. In this case, UV light was illuminated during the 
stress so that Vo2+ is created when oxygen vacancy (Vo) captures the 
photo-induced hole carriers [38, 73, 74]. It seems that a rather long time 




(a)                                      (b) 
Figure 4.8 Recovery characteristics (a) when the trapped positive charge 
at the gate insulator recovers and (b) when the created positive charge in 











Figure 4.9 Vth shift and the extent of the fast recovery under negative gate 
bias (-30 V) and illumination stress when the stress time was 50 s, 100 s, 
500 s, 1000 s, and 3600 s, respectively. 
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4.3 IGZO TFT with SiNx gate insulator layer 
4.3.1 Fabrication and Experimental Conditions 
The inverted-staggered etch stopper structure IGZO TFTs with SiNx gate 
insulator layer were fabricated. Molybdenum was deposited by DC 
sputtering on a glass substrate as the gate metal. 200 nm thick SiNx gate 
insulator layer was deposited by plasma enhanced chemical vapor 
deposition (PECVD) and the 40 nm thick active layer was deposited by 
sputtering. After the active island was patterned, the 50 nm thick SiO2 
etch-stopper layer was deposited by PECVD and patterned by dry etching. 
Then, the 250 nm thick source and drain electrodes (Mo) were deposited 
by sputtering. The channel length is defined with the etch stopper layer 
length. The cross section of fabricated IGZO TFT is shown in Figure 4.10 
and thickness of each layer is listed in Table 4.1. 
An Agilent B1500A semiconductor parameter analyzer was used for 
measuring the devices. The transfer curves were measured with the 
double sweep from the forward sweep (from VGS = -20 V to 20 V) to the 
reverse sweep (from VGS = 20 V to -20 V). The stability characteristics of 
TFT were measured under negative gate bias stress of VGS = -20 V and VDS 
= 0 V under light illumination. 400 nm wavelength light was used with a 




Figure 4.10 Cross-section of the inverted-staggered etch stopper 































Gate Mo 250 nm 
Gate Insulator SiNx 200 nm 
Active IGZO 40 nm 
Source/Drain Mo 250 nm 
Passivation SiO2 100 nm + SiNx 100 nm 
Pad IZO 90 nm 
83 
 
4.3.2 Reliability under negative gate bias stress combined with 
various intensities of light 
Figure 4.11 shows IGZO TFT transfer curve in the dark state and under 
light illumination. The saturation mobility was 17.6 cm2/V·s which is 
higher than that of SiO2 gate insulator layer (10.1 cm2/V·s). On-off ratio 
was larger than 1×106 and SS was 246 mV/dec. When the negative gate 
bias stress was applied in the dark state for 7000 s, Vth was shifted 
negatively by less than 1 V. When 400 nm light whose intensity was 0.025 
mW/cm2 was combined with the negative bias stress, Vth decreased by 
about 8.7 V. Figure 4.12 shows the time evolution of the transfer curve. 
The SS was not changed significantly which implies that the main reason 
of the Vth shift is the charge trapping as reported in previous studies [39, 
49]. Holes are generated in the active layer and drift to the interface 
between active layer and the gate insulator due to the effect of negative 
gate bias. Then, the accumulated holes at the channel are trapped to the 
interface/gate insulator. It was assumed that the charge trapping 
mechanism is based on the direct tunneling to gate insulator of holes [9].  
In IGZO bulk, photo-induced holes might also contribute to increase of 
Vo2+. However, Vo does not exist in SiNx so that the trapped charge in gate 




Figure 4.11 Transfer characteristics in the dark and under the 400 nm 
wave length light illumination. 




























  λ = 400 nm




Figure 4.12 Transfer curves of IGZO TFTs subjected to negative gate bias 







































  VGS= -20 V
  VDS= 0 V
  λ = 400 nm
  I = 0.025 mW/cm2
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4.3.3 Photo-induced carrier concentration vs. Vth shift 
The negative bias stress under various intensities of light, such as 0.025, 
0.05, 0.1, 0.27, 0.54, and 0.84 mW/cm2 was performed and the resulting 
variation of the extent of the Vth shift (ΔVth) according to the stress time is 
shown in Figure 4.13. As the intensity of light increased, ΔVth was 
increased. Especially, ΔVth increased rapidly when the stress was just 
started and it was intensified with the increase of the intensity of light. It 
was found that the significant difference under various intensities of light 
was determined at the early stage of the stress. It was tried to express 
numerically this phenomenon with dΔVth/dt at t = 0 s according to the 
intensity of light. As the intensity of light increased, dΔVth/dt at t = 0 s 
increased, having a linear relationship with the intensity of light as shown 
in Figure 4.13. dΔVth/dt was calculated with the Vth data of t = 0 s and t = 
10 s.  
The amount of photo-induced holes is proportional to the intensity of 
light and dΔVth/dt is proportional to the hole trapping rate. Thus, it can be 
inferred that the hole trapping rate increases with the increase of photo-
induced holes at the channel. The charge trapping is a combination of 
holes and traps just like the recombination of the electron and hole in 
semiconductor. In semiconductor, the minority carrier is the determinant 
factor of the recombination rate. When 0.84 mW/cm2 is illuminated, the 
incident photon flux is 1.69×1015 cm-2s-1 and when the photons are 
absorbed in the whole active layer (4×10-6 cm), the generated hole 
concentration might be ~1014 cm-3 because the carrier lifetime is ~10-6 s 
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[97]. However, it has been reported that the trap density of SiNx is about 
1020 cm-3 [109]. The trap density is much larger than the hole 
concentration, so that the hole concentration is the determinant factor in 
the charge trapping. Therefore, the trapping rate of holes should be 
proportional to the hole concentration.  
From the result of Figure 4.14, the variation of the trapping rate of holes 
can be determined according to the incident photon flux. At first, using 
the dΔVth/dt value of the y axis of Figure 4.14, the trapping rate of holes 
[#/cm2-s] can be expressed as Cn(dΔVth/dt)/q, where Cn is the SiNx gate 
insulator capacitance. Then, the intensity of light of the x-axis of Figure 
4.14 can be converted to the photon flux [#/cm2-s]. The result is also 
listed in Figure 4.14. When the gradient is extracted, the ratio of the 
incident photon to the trapped holes is extracted and it was 1.53 × 10-3 %. 
It can be deduced that the tunneling probability from the channel to the 
gate insulator of a single hole is not altered even though the intensity of 
light is increased. The ratio of the incident photon to the trapped holes 
will be dependent on the properties of the gate insulator and charge 
transfer between the active layer and gate insulator. When the gate 
insulator has larger trap density than the photo-induced hole and the 
trapping rate increases, ΔVth increases significantly with the increase of 
intensity of light. 
However, the linear relationship between the trapping rate and the hole 
concentration at the channel is observed only when the stress is just 
started. This is because of the tunneling probability according to the 
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location of the traps of the gate insulator. The charge trapping is the 
combination of the trap site and holes with the tunneling probability. The 
tunneling probability of holes according to the trap location [110] as 
follows: 
 
tunneling probability   (4.4) 
 
where λ is de Broglie wavelength, 1/t0 is the tunneling rate, and x is the 
location of the trap. The tunneling probability decays exponentially as the 
distance from the trap sites to the interface between the active layer and 
gate insulator layer increases. The trap density of SiNx (N0) is uniformly 
distributed in the bulk at a single energy level [111]. When the stress is 
started, all of the trap sites are empty, so that it can be observed that the 
trapping rate increases linearly with the intensity of light. The trap sites 
located near the interface can be filled with high probability, while far 
from the interface the trap sites remain largely unfilled. That is why 
dΔVth/dt is large at the early stage of the stress and decrease as the stress 
is progressed. This mechanism is illustrated in Figure 4.15 and Figure 
4.16.  
Because it is considered that the charge trapping is caused by the direct 
tunneling of the holes, the detrapping of trapped charge during the stress 
is excluded. In this case, the saturation of ΔVth might be reached by filling 
all of the available trap sites. When the hole concentration at the channel 




increases, the trapping probability for the deeper trap sites increases. 
However, because the tunneling probability is exponential function of the 
tunneling distance of holes, it can be found that the maximum tunneling 
distance might be a logarithmic function of the intensity of light. The 
saturation value of ΔVth might increase with the logarithmic function of 
the intensity of light. 
Figure 4.17 shows the comparison of calculated saturation value of ΔVth 
(ΔVth_sat) with arbitrary units and the experimental value of ΔVth at t = 
7000 s. It was found that the calculated ΔVth_sat is close to the empirical 
result. For a specific value of ΔVth_sat, further investigation of the physical 
parameters of the gate insulator and oxide semiconductor, such as the 





Figure 4.13 ΔVth versus stress time of IGZO TFTs under negative gate bias 
stress (-20 V) with light illumination. 






















Figure 4.14 ΔVth/dt when the stress time is 0 s. 



































Figure 4.15 Trapping process according to the hole concentration at the 
channel when the stress is just started. 
Gate insulator depth x




tunneling probability ω(x) 
Trapped charge




As hole concentration at the 
channel increases, trapped 
charge (Ai) increases linearly 
with the increase of hole 
concentration at early stage of 
stress
Ai ∝ ∫  pi ∙ω(x) dx
0
∞





Figure 4.16 Trapping process according to the hole concentration at the 
channel when the stress is progressed. 
Gate insulator depth x
















Figure 4.17 Comparison of ΔVth at t = 7000 s from experimental result and 
calculated saturation value of ΔVth. 
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In this chapter, the mechanism of instability of IGZO TFTs under negative 
gate bias UV illumination stress was investigated using different gate 
insulator material. When SiO2 gate insulator is employed, the positive 
charge at the gate insulator caused by both photo-induced holes and Vo2+ 
contributes to Vth shift. However, Vo2+ does not exist in SiNx such that only 
the charge trapping of photo-induced holes can be considered.  
Using IGZO TFTs with SiO2 gate insulator, Vo2+ generation process in IGZO 
bulk was observed. It was found that the relaxation time of Vo2+ 
generation in the IGZO bulk was 133.0 s. Both the Vo2+ generation at the 
interface and IGZO bulk depend on Vo density in IGZO film. Vo2+ at the 
interface caused hysteresis which was observed temporarily under 
illumination. Since the transfer curve shape was hardly changed after the 
stress, the created Vo2+ at the interface was not affected by the prolonged 
negative gate bias.  
The reliability of IGZO TFTs under negative gate bias stress combined 
with various intensities of 400 nm wavelength light was studied with SiNx 
gate insulator layer. The degradation of Vth was increased when the 
intensity of light increases. Vth was shifted faster as the intensity of light 
increased when the stress was just started. However, the trapping 
probability of a single hole was not changed. When the hole concentration 
at the channel increases due to the light illumination, the tunneling 
change to the deeper trap sites of gate insulator increases. Finally, the 
ΔVth_sat, which is close to the empirical result, could be estimated. In IGZO 
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TFTs, the hole concentration at the channel and the characteristics of the 









Chapter 5 Characteristics of IGZO TFT on 
Flexible Substrate  
In this chapter, the electrical characteristics and reliability of IGZO TFTs 
on flexible substrate are studied when TFTs was bent with 10 mm, 4mm, 
and 2mm bending radius. The IGZO TFTs were fabricated on a polyimide 
(PI) substrate with an inverted staggered structure. SiO2 and SiNx multi-
buffer layer was deposited on the substrate to prevent the environmental 





5.1 Overview of flexible TFT 
Flexible displays have attracted attention as a next generation flat panel 
display. Flexible plastic substrates have many advantages such as 
flexibility, ruggedness, light-weight and low cost compared to glass 
substrate. However, plastic substrate has a much lower thermal budget, 
so that the process temperature of the TFT fabrication should be 
sufficiently low. The most of commercially developed plastic substrates 
can stand low temperature below 250 °C, and the critical temperature of 
plastic substrates is determined by the inherent characteristics of plastics 
[112]. Limited process temperature affects the deposition of films and the 
physical properties of the films tend to be deteriorated with the decrease 
of the process temperature. Due to the lack of thermal treatment, 
characteristics of the TFTs on plastic may be degraded much compared 
with those of the TFTs on glass.  
Polyethylene naphthalate (PEN), polyethylene terephthalate (PET), 
polyether sulfone (PES), polycarbonate (PC), polyimide (PI), stainless 
steel, and thin glass were used as flexible substrate materials [113-120].  
PI exhibits 275 °C of the continuous use temperature, orange color, high 
coefficient of thermal expansion (CTE), good chemical resistance, 
expensive cost, and high moisture absorption. PES exhibits 230 °C of the 
continuous use temperature, clear, good dimensional stability, poor 
solvent resistance, expensive cost, and moderate moisture absorption. PC 
exhibits 155 °C of the continuous use temperature, clear, poor CTE, 
inexpensive cost, moderate moisture absorption. PEN exhibits 150 °C of 
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the continuous use temperature, clear, moderate CTE, good chemical 
resistance, inexpensive cost, moderate moisture absorption. PET exhibits 
120 °C of the continuous use temperature, clear, moderate CTE, good 
chemical resistance, inexpensive cost, moderate moisture absorption. 
Table 5.1 summarizes the continuous use temperature and characteristics 
of the plastic substrates [119, 120].  
Flexible displays are demonstrated with various active materials such as 
amorphous silicon, low temperature poly silicon, single crystalline silicon, 
and oxide semiconductor on various flexible substrates [37, 113-118, 
121-133]. In the aspect of mechanical flexibility, organic TFTs are quite 
suitable for flexible display. However, their low field-effect mobility and 
instability should be improved for flexible display backplane. For the low 
temperature process and high device performance, oxide TFTs are 
considered as a promising candidates for flexible displays. Because of the 
high mobility, good uniformity, and robust stability, it is a powerful 
alternative to the organic-based TFTs or a-Si:H TFTs.    
For the success of flexible displays, it is very important to understand the 
effect of mechanical bending on TFT characteristics. When a film on a 
flexible substrate is bent with radius R as shown in Figure 5.1, the top 
surface is in tension and the bottom is in compression. There is the 
neutral surface inside the sheet having no strain. The strain of the device 
changes according to R.  
The response of a-Si:H TFTs to mechanical strain is summarized as 
illustrated in Figure 5.2 [134]. In tension, TFTs fail due to crack caused by 
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pre-existing defects. On the other hand, they fail because the film 
delaminated from the substrate under compressive stress. There are 
transition regimes where the TFTs are metastable. Mobility of a-Si:H TFTs 
increases depending on strain (ε) as μ = μ0 (1+26×ε), where tensile strain 
is positive and compressive is negative [135]. In crystalline silicon, the 
mobility increases in tension because interaction of carriers with atom 
decreases. In a-Si:H, the slope change of the conduction-band tail might 
cause the mobility change in strained condition. However, physical origin 
has not been clearly defined.  
In flexible IGZO TFTs, there are a few reports about the electrical 
performance depending on mechanical strain. It was reported that critical 
strain values about device failure are similar to a-Si:H TFTs [116]. Device 
performance was stable in the range of ~0.2%‒0.4% of tensile strain and 
more than ~0.8%‒0.9% of compressive strain. From these, it was 
deduced that inorganic layers except for IGZO semiconductor might limit 
the bending performance. For bending strains -0.3%‒0.3% (compressive 
to tensile stress), decrease of Vth and increase of μ and SS were observed 
in IGZO TFTs [117]. Mobility change was explained by the distance change 
between the atoms of the semiconductors which influence the current 
flow. The increase of distance between the atoms decreases the energy 
level splitting (ΔE) so that more electrons are excited at the same 
condition. The electron concentration increase explains the decrease of 
Vth. To guarantee the stability of IGZO TFTs implemented in flexible 
displays, the stability under the mechanical strain should be investigated. 
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Table 5.1 The continuous use temperature and characteristics of the 





275 °C Polyimide (PI) 
Orange color, high CTE, good 
chemical resistance, expensive, 
high moisture absorption 
230 °C Polyether Sulfone (PES) 
Clear, good dimensional 
stability, poor solvent 
resistance, expensive, moderate 
moisture absorption 
155 °C Polycarbonate (PC) 
Clear, poor CTE, inexpensive, 





Clear, moderate CTE, good 
chemical resistance, 






Clear, moderate CTE, good 
chemical resistance, 





































5.2 Fabrication and Experiment of Flexible IGZO TFT 
 
The IGZO TFTs were fabricated on a PI substrate with an inverted 
staggered structure. Figure 5.3 shows the cross sectional view of the 
fabricated IGZO TFTs. PI is spin-coated onto glass substrate, in order to 
overcome difficulties in handling flexible freestanding plastic substrates, 
eliminating the problem of plastic shrinkage with high temperature 
processing and allowing the use of standard semiconductor equipment. 
Thickness of PI was about 18 μm. 
An inorganic buffer layer, composed of SiO2 and SiNx multi-layer, was 
deposited over the entire substrate area by plasma enhanced chemical 
vapor deposition (PECVD). Multiple barrier layers provide a long-term 
stability. Vapor diffusion is delayed by multilayer because of a long 
effective diffusion path length [134]. Mo were deposited and patterned as 
the gate electrode. SiO2 of 2,000 Å thickness was then deposited by 
PECVD and served as the gate dielectric layer. The IGZO (In:Ga:Zn = 1:1:1) 
layer with a thickness of 500 Å was deposited by sputtering. The SiO2 etch 
stop layer was deposited by PECVD. The source and drain were formed by 
depositing a layer of Mo and were patterned by dry etching. The SiO2 
layer was used as a passivation layer. After device fabrication, the PI 
substrates were released by laser irradiation process. Table 5.2 
summaries the layers information of the fabricated flexible IGZO TFTs.  
Figure 5.4 (a) shows a photograph of bending measurement system. The 
electrical characteristics and reliability of IGZO TFTs were measured 
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under 2 mm, 4 mm, and 10 mm bend radius conditions. Bending direction 
was perpendicular to channel as illustrated in Figure 5.4 (b). When TFT 
was bent perpendicular to channel direction, the current flow might be 





Figure 5.3 Cross-section of the inverted-staggered etch stopper structure 











Table 5.2 Layer information of the fabricated flexible IGZO TFTs 
Layer Material Equipment 
Buffer layer SiO2 / SiNx multi-layer PECVD 
Gate Mo DC sputter 
Gate Insulator SiO2 200 nm PECVD 
Active IGZO 50nm DC sputter 
Etch stopper SiO2 50 nm PECVD 
Source/Drain Mo DC sputter 








Figure 5.4 (a) A photograph of bending measurement system. (b) 




5.3 The effect of mechanical bending on electrical 
characteristics of Flexible IGZO TFT 
Transfer curve of flexible IGZO TFT is shown in Figure 5.5. The saturation 
mobility and SS were 10.8 cm2/V·s and 351 mV/dec, respectively. It was 
found that the device performance is comparable to IGZO TFTs on the 
glass substrate. Even under 4 mm bending radius, the electrical 
characteristics such as Vth, mobility, and SS were hardly changed with 
mechanical bending in the dark when the electrodes were applied by no 
bias. In the previous experiment, the maximum strain was about 0.3 % 
with 9 mm [117] or ~0.8‒0.9 % with 5 mm bending radius [116] and the 
device failure or the characteristic change was observed.  
To find out the mechanical strain on the fabricated devices, the position of 
the neutral axis (y0) and the bending strain of the each layer were 
calculated by following equation. 
 
   (5.1) 
 
 
   (5.2) 
 

















and di are Young’s modulus and thickness of the film and R are the 
bending radius. The neutral plane was placed in PI near the buffer layer. 
Figure 5.7 shows the calculated strain of each layer. Even under 2 mm 
bending radius, the strain on TFT region was less than 0.1 %. That is why 
the TFT are more stable than the previous report although it is bent with 
2 mm radius. Because the substrate thickness (18 μm) was much smaller 
than the previous reports (~50 μm) the strain on TFT can be reduced.  
When the device was kept flat or bending state for 1 day, Vth was shifted 
negatively. As listed in Table 5.3 and Table 5.4, the amount of Vth shift was 





Figure 5.5 Transfer characteristics of flexible IGZO TFT under the bending 
of 4 mm radius. 
 




































Figure 5.6 Schematic of flexible IGZO TFTs on plastic substrate. 
Polyimide 18 μm
Buffer (SiO2/SiNx) 700 nm
Gate (Mo) 250 nm







Etch stopper (SiO2) 50 nm
S/D (Mo) 250 nm







Figure 5.7 Calculated strain of each layer 
 
  





















Table 5.3 Extent of Vth change depending on length of TFTs under 4 mm 
bending radius when width was 25 μm.  
L (μm) |ΔVth| (V) State 

























Table 5.4 Extent of Vth change depending on width of TFTs under 4 mm 
bending radius when length was 10 μm. 
W (μm) |ΔVth| (V) State 


















5.4 The effect of mechanical bending on stability of 
Flexible IGZO TFT 
The stability under -30 V gate bias was examined with various bending 
radius. The results are shown in Figure 5.8. When the bending radius was 
2 mm, Vth was shifted more negatively than 4 mm, 10 mm, or flat state. 
Tensile strain on TFTs accelerated the device degradation. Under 10 mm 
bending radius, however, the extent of Vth shift was smaller than that 
under 4mm and flat state. In Chapter 5.3, the tensile strain in IGZO TFTs 
increases when the bending radius increases. However, the trend of Vth 
shift did not follow the strain.  
When PI substrate was released by laser annealing, the film bended itself. 
Figure 5.9 shows the released sample and 10 mm bending chuck. It was 
found that the curvature of the released sample was about 10 mm. 
Because TFTs are built on substrates layer by layer, the built-in stress 
arises from a mismatch strain. This mismatch causes the substrate to 
bend with curvature R0. However, during the TFT fabrication, PI substrate 
is flat, so that the film is in strain.  
To find out the effect of the built-in strain on TFTs, negative gate bias 
stress was performed when the bending direction was parallel to the 
channel. As shown in Figure 5.10, the trend of Vth shift depending on 
bending radius changed when the bending direction changed. The degree 
of Vth shift was similar in 10 mm bending and flat state. When the bending 
radius was decreased to 4 mm and 2 mm, Vth shift was increased. The 
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built-in strain was probably biaxial in the sample. However, when the 
built-in strain parallel to channel direction was stronger than 
perpendicular, the sample might bend with the axis perpendicular to 
channel. When TFT is bent in parallel to channel, the strain in IGZO TFT 
will follow Figure 5.7. In Figure 5.11, the trends of mechanical strain and 
|ΔVth| are compared. When bending direction was parallel to channel, Vth 
shift was increased with mechanical strain.  
Usually, the built-in stress is not considered when the external strain is 
analyzed. However, the results suggested that the built-in stress cannot be 
ignored when the direction of strain is same with the built-in strain. 
Considering the curvature produced by build-in stress, the effective 
bending radius 1/R’ = 1/R – 1/R0 should substitute in (5.2) [134]. As 
shown in Figure 5.12, the TFT is in tension with 2 mm and 4 mm bending 
radius and compression when it is flat. It was found that both tensile and 
compressive strain accelerated the Vth shift under gate bias stress.  
Depending on the strain, the atomic distance of semiconductor is changed, 
which in turn affects the energy band structure. In crystalline Si, the 
energy gap is decreased by tensile or increased by compressive strain due 
to both EV and EC shift [136]. EC shift is closely related to electron 
transport while EV shift changes hole transport. In IGZO TFTs, energy 
band structure might be affected by mechanical strain. Vth or mobility 
which is determined by electron transport was hardly changed by strain 
unless negative gate bias stress was applied. However, Vth shift under 
negative gate bias stress, is a function of hole carrier concentration 
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(Chapter 4.3) and band structure of EV [63]. This suggested that EV shift 
might be caused by the mechanical strain in IGZO TFTs. Because the 
stretched exponential equation, (4.1), includes the effective energy 
barrier of the carriers, the effect of stain on energy band of IGZO TFTs was 
analyzed by fitting the time evolution of Vth shift. The solid lines in Figure 
5.8 and Figure 5.10 are the fitted lines by stretched exponential and the 
parameters A, τ, and β are listed in Table 5.5 and Table 5.6. A is the Vth 
shift at infinite time, and τ = τ0 exp(Ea /kT) represents the characteristic 
trapping time of carriers, where the thermal activation energy is given by 
Ea=Eτ ·β. β is the stretched-exponential exponent and Eτ is the average 
effective energy barrier that the electrons in the IGZO TFT channel. When 
bending axis was perpendicular to channel, A and τ were increased with 
both compressive and tensile strain while β kept about 0.51. The increase 
in τ indicated that EV shifted toward EC as shown in Figure 5.13. Because 
EV difference between the gate insulator and IGZO was increased, energy 
barrier for charge trapping was increased. At the same time, the hole 
concentration might be increased by EV shift toward EF, which is closely 
related to the increase in A. On the other hand, when bending axis was 
parallel to channel, both A and τ were decreased with tensile strain. This 
can be explained by EV shift away from EC as shown in Figure 5.14. Due to 
the decrease in EV difference between the gate insulator and IGZO, the 
energy barrier for charge trapping decreases. The decrease in A might be 




Figure 5.8 Time evolution of Vth shift under negative gate bias (-30 V) 
stress depending on bending radius. Bending axis was perpendicular to 
channel 































Figure 5.10 Time evolution of Vth shift under negative gate bias (-30 V) 
stress depending on bending radius. Bending direction was parallel to 
channel 





























Figure 5.11 Comparison of the trends of mechanical strain and |ΔVth| 
when bending direction was parallel to channel.  
































Figure 5.12 Calculated strain of each layer considering the built-in stress 
  






















Table 5.5 Fitting parameters of stretched exponential equations of Vth 
shift depending on various bending radius when bending axis was 
perpendicular to the channel direction. 
  
R A τ β Strain (%) 
Flat 7.7 7.5×105 0.51 -0.017 
10 mm 5 4.3×105 0.51 - 
4 mm 11.2 1.0×106 0.51 0.025 
2 mm 19.3 1.3×106 0.51 0.068 
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Table 5.6 Fitting parameters of stretched exponential equations of Vth 
shift depending on various bending radius when bending axis was 
parallel to the channel direction. 
 
 
R A τ β Strain (%) 
Flat 10.8 9×104 0.62 - 
10 mm 12.0 1.0×105 0.62 0.017 
4 mm 6.8 2.4×104 0.62 0.042 




Figure 5.13 Energy band structure when bending axis was perpendicular 
















Figure 5.14 Energy band structure when bending axis was parallel to 














5.5 The effect of light on flexible IGZO TFTs 
In flexible displays, TFTs are also exposed to visible light due to the 
backlight. Therefore, it is important to examine the effect of light on 
reliability of flexible IGZO TFTs. In this chapter, the negative gate bias 
stress of -30 V was performed for 10000 s when 450, 550, and 650 nm 
wavelength light was illuminated. The light intensity of 450, 550, and 650 
nm light were about 0.4, 0.39 and 0.21 mW/cm2, respectively. IGZO TFTs 
were bent with 4 mm bending radius. From the results listed in Figure 
5.15, it was found that the light having photon energy less than Eotp of 
IGZO did not affect the degree of Vth shift. When 550 nm and 650 nm 
wavelength light was illuminated, Vth was shifted as much as that in the 
dark. However, Vth shifted more negatively under 450 nm illumination. 
Because IGZO semiconductor has tail state near EC and EV the absorption 
of photon is inevitable. Figure 5.16 show the time evolution of ΔVth of 
IGZO TFTs when the negative gate bias of -30 V was applied under 400 
nm and 450 nm wavelength light. Under 400 nm wavelength light, Vth 
shift is increased due to the photo-induced hole carriers. In this 
experiment, the intensity of 400 nm light was 0.2 mW/cm2. Based on the 
absorption coefficient in Figure 5.17 which was obtained from 
transmittance of IGZO thin film, the absorption coefficient of 400 nm and 
450 nm was around 1×104 cm-1 and 5×103 cm-1, respectively. When the 
photo-induced hole carrier concentration was calculated, it was 1.6×1013 
cm-3 under 400 nm and 1.8×1013 cm-3 under 450 nm. The photo-induced 
hole carrier concentration under 450 nm wavelength light was almost 
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same with 400 nm. The negative shift of Vth under 450 nm was caused by 
the photo-induced hole carrier in IGZO. From the results, it was suggested 
that the passivation layer on the top of the device and buffer layer on the 




Figure 5.15 Time evolution of ΔVth of IGZO TFTs when the negative gate 
bias of -30 V was applied under visible light.  







6 W/L = 40/10
Stress condition
  VGS= -30 V, VDS= 0 V


















Figure 5.16 Time evolution of ΔVth of IGZO TFTs when the negative gate 
bias of -30 V was applied under 400 nm and 450 nm wavelength light. 











4.5 W/L = 40/10
Stress condition
  VGS= -30 V, VDS= 0 V
















Figure 5.17 Absorption coefficient of IGZO semiconductor 
 
  

















With spin-coated thin PI substrate, IGZO TFTs showed very stable 
characteristics in 2 mm bending radius. The mechanical strain in TFTs 
was less than 0.1 % even under 2 mm bending. However, Vth shift was 
increased with tensile or compressive strain under negative gate bias 
stress. Stretched-exponential fitting of Vth shift showed that charge 
trapping energy barrier increased with strain when bending axis was 
perpendicular to channel. On the contrary, it decreases under the bending 
parallel to channel. This suggested that EV might shift toward EC under 
mechanical bending perpendicular to channel and it shift away from EV 
when bending axis was parallel to channel.   
To reduce the mechanical strain in TFTs, the neutral plane should be 
placed in TFT with a suitable encapsulation layer. The effect of 
mechanical bending on TFTs can be minimized when  
 
    Esds2 = Eede2,         (5.3) 
 
where Es and Ee are Yong’s modulus and ds and de are thickness of the 
substrate and encapsulation layer [134].      
The effect of visible light on flexible IGZO TFTs was also examined. Under 
550 and 650 nm light, the Vth degradation was almost same with that in 
the dark state. Due to the tail state near EC and EV, the light was absorbed 
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in IGZO under 450 nm light so that Vth shift was increased. Although the 
light intensity used in this experiment was much stronger than display 
application, the further improvement is required under light illumination. 
However, from the result it was confirmed that the passivation layer 








Chapter 6 Summary  
In this thesis, the effect of UV light on the initial and reliability 
characteristics of IGZO TFTs were intensively investigated.  
Firstly, the photo-induced hysteresis and Ioff of IGZO TFT in various 
intensities of light was investigated. Vo2+ is created at the interface when 
Vo captures the photo-induced holes. When the electrons are induced by 
gate bias, Vo2+ can recover to Vo with capturing electrons. The decrease in 
Vth and increases in SS could be explained by Vo2+ at the interface. 
However, significant hysteresis could not be explained without 
considering the response time of Vo2+. Because the creation and recovery 
of Vo2+ could not occur immediately with VGS change, the hysteresis was 
observed under the UV light. In this study, a long response time (~100 s) 
was extracted by calculation. The ambient effect was prevented by the 
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passivation layer so that the response time might express the generation 
of Vo2+ at the interface between IGZO and SiO2 gate insulator. When Ioff 
was considered to be the drift current of the photo-generated carriers, 
the Ioff of the experimental results was much lower than the calculated 
values. Furthermore, Ioff showed a rapid non-linear increase with light 
intensity, whereas the photo-current should be expected to increase 
linearly with light intensity in crystalline semiconductors. In this case, Ioff 
increased because of Vo2+ at the interface. Interface will be characterized 
by IGZO and SiO2. In the aspect of SiO2, Vo near EV of SiOx was related to 
the Vth shift under the UV light with the negative gate bias stress. However, 
Vo in the middle of the SiO2 energy gap could be the main reason under 
UV light without any prolonged bias. In IGZO film, Ioff could be suppressed 
when Vo density was decreased.  
The instability of IGZO TFTs under the combination of negative gate bias 
stress and light illumination was also studied. In IGZO TFTs, photo-
induced hole trapping and Vo2+ accumulation at the gate insulator layer 
are responsible for the negative shift of Vth. It was found that Vo2+ at the 
interface causing hysteresis was not affected by the prolonged negative 
gate bias stress. Form the experimental results, a relaxation time of Vo2+ 
generation in the IGZO bulk was extracted (~102 s). When IGZO TFTs 
featured a passivation layer to prevent the ambient effect, the relaxation 
time for Vo2+ generation in IGZO bulk was larger than conventional 




With various intensities of 400 nm light, the relationship between hole 
concentration and the extent of Vth shift was investigated. The results 
suggested that the trapping probability of a single hole was not altered by 
light intensity. The accelerated Vth shift was because of the increase of 
hole concentration at the channel. In IGZO TFTs, the hole concentration at 
the channel was the determinant factor. Based on this, the ΔVth_sat, which 
was close to the empirical result, could be estimated.  
Finally, the characteristics of IGZO TFT on plastic substrate were 
investigated. When IGZO TFT was fabricated on thin PI substrate, the 
device was quite stable even under 2 mm bending radius. However, the 
mechanical bending increased the Vth shift under electrical gate bias 
stress due to EV shift. The mechanical strain in TFTs can be minimized 
when the additionally deposited layers such as an encapsulation layer 
and OLED having suitable thickness and Young’s modulus. Under the 
negative gate bias and illumination stress, it was found that the 
passivation layer and buffer layer prevent the ambient effect on IGZO 











Appendix A Design and Fabrication of 









Recently, active organic light emitting diode display (AMOLED) employing 
Low temperature polycrystalline silicon (LTPS) thin film transistor (TFT) 
have attracted a considerable attention due to high brightness, wide 
viewing angle and low power consumption [A.1, A.2]. LTPS TFTs 
employing excimer laser annealing (ELA) are widely used in AMOLED 
displays [A.3-A.5]. However, the excimer laser annealed poly-Si TFTs 
suffer from a threshold voltage (Vth) variation in the pixel which causes 
non-uniform OLED current. Various compensation circuits have been 
reported [A.6-A.8]. Usually, 5‒6 TFTs and 1‒2 capacitors are required for 
Vth compensation. 
However, as displays increase in resolution, the pixel size decreases due 
to the increase of pixel number on the display. For the high resolution 
AMOLED display, the compensation pixel circuit should be simplified.   
The simultaneous emission diving has advantages for the stereoscopic 3D 
display [A.9]. Most of AMOLED display employs the progressive emission 
driving scheme, which increases the pixel area due to the compensation 
of Vth variation and decreases the emission time in the stereoscopic 3D 
display. In the progressive emission driving, the reset, Vth storage, data 
scan and emission steps progress line-by-line as shown in Figure A.1. On 
the other hand, the simultaneous emission can simplify the pixel 
structure and increase the emission time in the 3D display. The panel is 
turned off at the reset, Vth storage and data scan steps and it is turned on 
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simultaneously at the emission step as shown in Figure A.2.  
For 2D display, the simultaneous emission driving method has shorter 
emission time than the progressive emission, because the progressive 
emission has almost 100 % emission ratio on one frame. However, in the 
aspect of the pixel circuit, the simultaneous emission is more suitable for 
high-resolution AMOLED display because the circuit can be simplified 
with the simultaneous emission driving. The detail driving scheme for 2D 
display is shown in Figure A.3 and Figure A.4. 
In this chapter, a new p-type poly-Si pixel circuit for simultaneous 
emission method, which is suitable for high resolution AMOLED, is 
presented. The 1280 × 720 pixels 2D AMOLED panel was fabricated 





















Figure A.2 The simultaneous emission driving scheme for 3D display 
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A.2 Conventional pixel circuit for progressive 
emission driving 
Figure A.5 shows the pixel schematic and the timing diagram of the 
reported 6-TFT and 1-capacitor pixel circuit for progressive emission 
[141]. When scan (n-1) is low, the gate voltage of the driving TFT (T1) is 
initialized as the initial voltage (Vinit). When scan (n) is low, a data voltage 
(VDATA) is memorized as VDATA-|Vth| at the gate of T1. Because the drain 
current of T1 is the function of (|VGS|-|Vth|), Vth term can be cancelled in 




(|𝑉𝑉𝐺𝐺𝐷𝐷| − |𝑉𝑉𝑡𝑡ℎ|)2  
                    = 𝛽𝛽
2
{𝑉𝑉𝐷𝐷𝐷𝐷 − (𝑉𝑉𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷 − |𝑉𝑉𝑡𝑡ℎ|) − |𝑉𝑉𝑡𝑡ℎ|}2           (1) 
    = 𝛽𝛽
2
(𝑉𝑉𝐷𝐷𝐷𝐷 − 𝑉𝑉𝐷𝐷𝐷𝐷𝐷𝐷𝐷𝐷)2                    
These steps progress line-by-line as shown in Figure A.4, so that the 
emission time is almost 100% during one frame. The pixel consists of 6-












Figure A.5 (a) Conventional pixel schematic and (b) the timing diagram 

























A.3 Proposed pixel circuit for simultaneous emission 
driving 
Proposed Vth compensation pixel circuit for the simultaneous emission 
driving is shown in Figure A.6 (a). The pixel consists of 4-TFT and 1-
capacitor. At first, T4 is turned on and the gate node of the driving TFT is 
initialized with connecting pixel to VINIT at the external circuit. Then, the 
pixels are connected to data voltage line during the line by line scanning. 
During the scanning period, the panel is turned off. Finally, the light is 
emitted simultaneously with connecting the pixels to VDD.  
In the conventional progressive emission driving, OLEDs emit the light 
after line by line scanning. When one line is in the scanning time, the 
others are in the emission period. It means that each pixel requires the 
data voltage line and the initialization line in addition to VDD line because 
it has to memorize the data voltage regardless of the other lines.  At the 
same time, the switching devices for connecting the pixel to data line, 
initialization line and VDD line are required. However, in the simultaneous 
emission driving, data line, initialization line and VDD line can be shared 
because all OLEDs of the panel are turned off. In the simultaneous 
emission driving, the compensation pixel circuit can be simplified 
compared to the conventional progressive emission driving.  
Instead of simplification of pixel structure, the external circuit, which is 
for controlling the connection of data voltage line, initialization line and 
VDD line to pixel, is added in the simultaneous emission driving. The detail 
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Figure A.6 (a) Conventional pixel schematic and (b) the timing diagram 
for the progressive emission driving.  
IN IT





A.4 Simulation results & discussion 
The performance of the proposed pixel circuit was verified using smart 
SPICE circuit simulation. OLED current variation according to Vth 
variation (ΔVth) of LTPS TFTs was examined. The results of the proposed 
pixel circuit were compared with that of the conventional progressive 
emission driving 6T1C because the pixel operation of 6T1C is very similar 
to the proposed pixel circuit. In 6T1C pixel circuit, the gate node of the 
driving TFT is initialized with the scan[n-1] signal. When scan[n] signal 
turns on the switch for the diode-connection of the driving TFT, Vth is 
detected and data voltage is memorized at the same time. Then, light is 
emitted during 1 frame.  
Figure A.7 (a) shows the simulation results of OLED current variation 
according to ΔVth, ±0.5 V. OLED current of Figure A.7 is the average 
current of 1 frame. The proposed simultaneous emission driving pixel 
circuit shows the better Vth compensation performance than the 
conventional progressive emission 6T1C.  
In the proposed pixel circuit, the initializing time and scanning time was 
21 μs and 8 μs, so that the emission time was 38 % of 1 frame. The 
scanning time of 6T1C was also 8 μs. The storage capacitance was 0.5 pF 
for both pixel circuits. Even though the compensation method, the 
scanning time and capacitor size was same, it is found the proposed pixel 
circuit shows the better compensation performance than the 
conventional 6T1C.  
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Even though the compensation circuit reduces OLED current variation 
caused by Vth variation, OLED current variation still exists. This is because 
of the leakage current though the switching TFTs. In the conventional 
6T1C, the gate voltage of the driving TFT is changed during the emission 
time, almost 100 % of 1 frame, while it is changed during 38 % of 1 frame 
in the proposed simultaneous emission driving pixel circuit. It is assumed 
that OLED current variation is reduced in the proposed pixel circuit due 
to the shorter emission time than the conventional 6T1C. To verify the 
effect of the emission time on OLED current variation, the emission time 
of the conventional 6T1C to 38 % of 1 frame was decreased. Figure 2(c) 
shows that OLED current variation is decreased when the emission time 
of 6T1C is decreased. However, OLED current variation of the proposed 
pixel circuit is much smaller than 6T1C.  
Figure A.8 shows the pixel structure and the leakage current path of the 
conventional 6T1C and the proposed pixel circuit. In the conventional 
6T1C, the gate node always has higher voltage than the opposite side of 
switching TFTs, Vinit and the drain of driving TFT. Because the amount 
and direction of leakage current is significantly related to VDS gate node of 
the driving TFTs always lose the memorized voltage. On the other hand, 
the gate node of the driving TFT is connected to source and drain of the 
driving TFT. The leakage current through the switch for the diode-
connection is almost same at both proposed pixel circuit and 
conventional 6T1C. However, the source node of the driving TFT is the 
data voltage for next scan line. In this case, the leakage current flows from 
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the source to the gate of the driving TFT through T2. Therefore, the data 
voltage loss due to the leakage current is suppressed in the proposed 
pixel circuit.    
From the simulation results, it is supported that Vth compensation circuit 
will show good performance in the simultaneous emission driving due to 
the shorter emission time than the conventional progressive emission 
driving. Furthermore, the proposed pixel shows improved compensation 
performance, compared to the conventional pixel circuit, because the 
proposed pixel structure can suppress the effect of the leakage current on 







Figure A.7 OLED current variation according to Vth variation from -0.5 V 
to 0.5 V: (a) at the proposed pixel and the conventional 6T1C and (b) 
when OLED emission time is decreased. 
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Figure A.8 Leakage current path at the gate node of the driving TFT at: (a) 
the conventional 6T1C and (b) the proposed pixel circuit. 
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A.5 Panel design 
Employing the simultaneous emission driving, 4.0-inch 1280x720 pixels 
monocolor AMOLED panel was fabricated. Figure A.9, Figure A.10 and 
Table A.1 show the pixel layout, display image and the specification of 4.0-
inch AMOLED panel. A good image quality was realized with 
simultaneous emission driving employing the proposed pixel circuit.  
From the result, it is confirmed that the proposed pixel circuit 
successfully compensates Vth variation of PMOS LTPS TFTs. In this case, 
Vth was -2 ± 0.2 V. The sizes of the driving TFT and switching TFTs are 20 
μm/5 μm and 4 μm /4 μm. To reduce the number of current driver ICs, 
1:2 deMUX was used. However, when 1:2 deMUX was used, data writing 
time is required between line by line scanning, causing out of time for the 
emission. Thus, two data lines were used. One was for odd scan lines and 
the other was for even scan line. The external circuit for the proposed 
pixel circuit is shown in Figure A.11. The circuit is for half current driver 







        





Figure A.10 Panel demonstration.  
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Table A.1 Panel specification 
PARAMETER SPECIFICATION 
DRIVING SCHEME Simultaneous 
emission 
DISPLAY SIZE 4.0 inch 
NUMBER OF 
PIXEL 
1280 × 720 
PIXEL PITCH 26 × 78 μm 
TFT TYPE PMOS only 
PIXEL 
STRUCTURE 











Figure A.11 (a) External circuit design for the proposed simultaneous 
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능동 액정 디스플레이나 능동 유기발광 다이오드 디스플레이 등과 
같은 평판 디스플레이는 대면적화, 고해상도화, 빠른 구동속도가 
요구되고 있는 가운데 차세대 디스플레이로서는 플렉서블 
디스플레이 연구가 활발히 이루어지고 있다. 그러나 널리 사용되어 
온 비정질 실리콘 박막 트랜지스터의 이동도와 같은 전기적 특성은 
이러한 요구사항을 만족시킬 수 없기 때문에 인듐갈륨징크 산화물 
(IGZO) 박막 트랜지스터와 같이 이동도, 균일도, 공정 온도 면에서 
우수한 특성을 갖는 비정질 산화물 박막 트랜지스터가 차세대 
디스플레이 기술로서 각광을 받고 있다. 그러나 산화물 박막 
트랜지스터를 다양한 기술에 적용 및 응용하기 위해서는 빛을 
비추었을 때의 전기적 소자 특성 변화 및 신뢰성 문제를 해결해야 
한다.  
본 학위 논문에서는 IGZO 박막 트랜지스터에 빛을 비추었을 때의 
전기적 소자 특성 및 신뢰성 문제에 대해 연구하였고, 플렉서블 
기판에 제작했을 때의 신뢰성에 대해 연구하였다.  
먼저 빛이 비추어졌을 때 IGZO 박막 트랜지스터의 전기적 
특성변화에 대해 분석하였다. 자외선을 비추었을 때 I-V 특성 측정 
시 이력현상 (hysteresis)과 함께 누설전류가 관찰되었다. 이는 
인듐갈륨징크 산화물 반도체의 전도대 근처에 생성된 유사 도너 
상태에 의한 것으로 설명할 수 있고 이온화된 oxygen vacancy 
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(Vo2+) 생성이 원인인 것으로 볼 수 있다. 이력현상은 Vo2+가 
게이트 전압 변화에 따라서 ~100 초의 반응속도를 갖기 때문에 
관찰되는 현상임을 알 수 있었다. 또한 누설전류는 빛에 의해 생성 
된 캐리어의 광전류 메커니즘을 따르지 않았고, 계면에 생성된 유사 
도너 상태에 의한 현상임을 시뮬레이션을 통해 검증하였다.  
자외선을 비춘 상태에서 음의 게이트 전압 스트레스를 가했을 때의 
문턱전압 열화에 대해 연구하였다. 문턱전압은 빛에 의해 생성된 홀 
(hole)이나 Vo2+가 게이트 절연막에 트랩되기 때문에 감소하는 
것으로, 특히 IGZO 내부에서 ~102 초의 비교적 큰 반응 속도를 
가지고 Vo2+가 생성된다고 볼 수 있었다. 또한 빛의 세기에 따라 
생성된 홀의 게이트 절연막으로의 트랩 확률이 일정하다는 것을 알 
수 있었다.  
마지막으로 플렉서블 플라스틱 기판에 제작된 IGZO 박막 
트랜지스터의 신뢰성 연구를 진행하였다. 기판을 10 mm, 4mm, 2 
mm의 곡률반경으로 구부렸을 때 평판 상태 대비 소자의 전기적 
특성 변화는 관찰되지 않았고, 음의 게이트 전압 스트레스를 가했을 
때 문턱전압 이동이 가속되는 것을 확인할 수 있었다. 이를 통해 
소자의 물리적 변형율이 전기적 스트레스를 가속시킨다는 것을 알 
수 있었고, IGZO의 가전자대의 이동을 원인으로 볼 수 있었다.  
 
주요어: 박막 트랜지스터, 산화물 반도체, 광조사, 게이트 전압 
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